Low-Power Level-Shifting Architecture for Sub-threshold Logic Circuits

Journal Of Electrical Systems And Signals

مقاله 1، دوره 2، شماره 2، بهمن 2014، صفحه 11-16   

نوع مقاله: Researsh Articles

شناسه دیجیتال (DOI): 10.22067/ess.v2i2.35699

نویسندگان

seyed rasool hosseini^{* 1}؛ mehdi saberi²؛ reza lotfi²

¹Ferdowsi University of Mashhad

²Ferowsi Univesity of Mashhad

چکیده

. This paper presents a power-efficient voltage level shifter converting low levels of input voltages (sub-threshold) to high levels of the output voltages (above threshold). In order to reduce the existing contention in the output nodes between pull-up and pull-down devices, the proposed circuit uses a current generator to reduce the strength of the pull-up device when the pull-down device is pulling down the output node. This causes the circuit to be functional even for the sub-threshold input voltages. In order to avoid the static power dissipation, this current generator turns on only during the transition times in which the logic level of the input signal is not corresponding to the output logic level. Simulation results of the proposed circuit in a 0.18-µm technology confirm that for a low supply voltage of VDDL = 0.42 V at the input and a high supply voltage of VDDH = 1.8 V at the output, the level shifter has a propagation delay of 22 ns, an energy per transition of 340 fJ, and a static power dissipation of 0.42 nW for 1-M Hz input signal.

کلیدواژه‌ها

Level shifter؛ level converter؛ sub-threshold؛ low power operation؛ dual supply

مراجع

[1] P. Chandrakasan, S. Sheng, and R. W. Brodersen, “Low power CMOS digital design,” IEEE Journal of Solid-state Circuits, vol. 27, no. 4, pp. 473–484, Apr. 1999.

[2] K. Ueno, T. Hirose, T. Asai, and Y. Amemiya, “CMOS smart sensor for monitoring the quality of perishables,” IEEE J. Solid-State Circuits, vol. 42, no. 4, pp. 798–803, 2007.

[3] A. Wang and A. P. Chandrakasan, “A 180 mV sub-threshold FFT processor using a minimum energy design methodology,” IEEE Journal of Solid-State Circuits, vol. 40, no. 1, pp. 310–319, 2005.

[4] C. Chen and M. Sarrafzadeh, “Simultaneous voltage scaling and gate sizing for low-power design,” IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 49, no. 6, pp. 400–408, Jun. 2002.

[5] G. Palumbo, F. Pappalardo, and S. Sannella, “Evaluation on power reduction applying gated clock approaches,” in Proc. IEEE Int. Symp. Circuits Syst., vol. 4, pp. IV-85–IV-88, May 2002.

[6] J. M. Chang and M. Pedram,“Energy minimization using multiple supply voltages,” IEEE Trans. Very Large Scale Integration (VLSI) Systems, vol. 5, no. 4, pp. 436–443, Dec. 1997.

[7] K. Usami, M. Igarashi, F. Minami, T. Ishikawa, M. Kanazawa, M. Ichida, and K. Nogami, “Automated low-power technique exploiting multiple supply voltages applied to a media processor," IEEE J. of Solid-State Circuits, vol. 33, no. 3, pp. 463–472, Mar. 1998.

[8] I. J. Chang, J. J. Kims, K. Roy, “Robust level converter design for sub-threshold logic,” International Symposium on Low Power Electronics and Design (ISLPED), pp. 14–19, 2006.

[9] H. Shao and C.-Y. Tsui, “A robust, input voltage adaptive and low energy consumption level converter for sub-threshold logic,” in Proc. ESSCIRC, 2007, pp. 312–315.

[10] S. Wooters, B. Calhoun, and T. N. Blalock, “An energy-efficient sub-threshold level converter in 130-nm CMOS,” IEEE Trans. Circuits Syst. II, vol. 57, no. 4, pp. 290–294, Apr. 2010.

[11] S. Lutkemeier and U. Ruckert, “A subthreshold to above-threshold level shifter comprising a Wilson current mirror,” IEEE Trans. Circuits Syst. II, vol. 57, pp. 721–724, Sep. 2010.

[12] T. H. Chen, J. Chen, and L. T. Clark, “Subthreshold to above threshold level shifter design,” J. Low Power Electron., vol. 2, no. 2, pp. 251–258, Aug. 2006.

[13] A. Chavan and E. Macdonald, “Ultra low voltage level shifters to interface sub and super threshold reconfigurable logic cells,” in Proc. IEEE Aerosp. Conf., pp. 1–6, Mar. 2008.

[14] A. Shafqat, T. Steve, and A. F. Pierre, “A robust low power high speed voltage level shifter with built-in short circuit current reduction,” European Conf. on Circuit Theory and Design (ECCTD), pp. 142–145, 2011.

[15] S. R. Hosseini, M. Saberi, and R. Lotfi, “A low-power subthreshold to above-threshold voltage level shifter,” IEEE Trans. Circuits Syst. II, vol. 61, no. 10, pp. 753–757, Oct. 2014